

INSTRUCTION SET

Arithmetic Operations

Instruction	Operation	bytes	OpC	operands
ADD A,#source	add source to A	1,2	12	
ADD A,#data		2	12	
ADDC A,#source	add with carry	1,2	12	
ADDC A,#data		2	12	
SUBB A,#source	subtract from A with borrow	1,2	12	
SUBB A,#data		2	12	
INC A	increment	1	12	
INC source		1,2	12	
INC DPTR *		1	24	
DEC A	decrement	1	12	
DEC source		1,2	12	
MUL AB	multiply A by B	1	48	
DIV AB	divide A by B	1	48	
DA A	decimal adjust	1	12	

Legend

Rn	register addressing using R0-R7
direct	8bit internal address (00h-FFh)
@Ri	indirect addressing using R0 or R1
source	any of [Rn, direct, @Ri]
dest	any of [Rn, direct, @Ri]
#data	8bit constant included in instruction
#data16	16bit constant included in instruction
bit	8bit direct address of bit
rel	signed 8bit offset
addr11	11bit address in current 2K page
addr16	16bit address

* INC DPTR increments the 24bit value DPP/DPH/DPL

Logical Operations

Instruction	Operation	bytes	OpC	operands
ANL A,#source	logical AND	1,2	12	
ANL A,#data		2	12	
ANL direct,A		3	24	
ANL direct,#data		2	12	
ORL A,#source	logical OR	1,2	12	
ORL A,#data		2	12	
ORL direct,A		3	24	
ORL direct,#data		2	12	
XRL A,#source	logical XOR	1,2	12	
XRL A,#data		2	12	
XRL direct,A		3	24	
XRL direct,#data		2	12	
CLR A	clear A to zero	1	12	
CPL A	complement A	1	12	
RL A	rotate A left	1	12	
RLC A	...through C	1	12	
RR A	rotate A right	1	12	
RRC A	...through C	1	12	
SWAP A	swap nibbles	1	12	

Data Transfer Operations

Instruction	Operation	bytes	OpC	operands
MOV A,#source		1,2	12	
MOV A,#data		2	12	
MOV dest,A	move source to destination	1,2	12	
MOV dest,source		1,2,3	24	
MOV dest,#data		2,3	12,24	
MOV DPTR,#data16		3	24	
MOVC A,@A+DPTR	move from code memory	1	24	
MOVC A,@A+PC		1	24	
MOVX A,@Ri	move to/from data memory	1	24	
MOVX @Ri,A		1	24	
MOVX @DPTR,A		1	24	
PUSH direct	push onto stack	2	24	
POP direct	pop from stack	2	24	
XCH A,#source	exchange bytes	1,2	12	
XCHD A,@Ri	exchg low digits	1	12	

Program Branching


Instruction	Operation	bytes	OpC	operands
ACALL addr11	call subroutine	2	24	
LCALL addr16		3	24	
RET	return from sub.	1	24	
RETI	return from int.	1	24	
AJMP addr11	jump	2	24	
LJMP addr16		3	24	
SJMP rel		2	24	
JMP @A+DPTR		1	24	
JZ rel	jump if A = 0	2	24	
JNZ rel	jump if A not 0	2	24	
CJNE A,direct,rel	compare and jump if not equal	3	24	
CJNE A,#data,rel		3	24	
CJNE Rn,#data,rel		3	24	
CJNE @Ri,#data,rel		2	24	
DJNZ Rn,rel	decrement and jump if not zero	2	24	
DJNZ direct,rel		3	24	
NOP	no operation	1	12	

ASSEMBLER DIRECTIVES

EQU	define symbol	DW	store word values in program memory
DATA	define internal memory symbol	ORG	set segment location counter
IDATA	define indirect addressing symbol	END	end of assembly source file
XDATA	define external memory symbol	CSEG	select program memory space
BIT	define internal bit memory symbol	XSEG	select external data memory space
CODE	define program memory symbol	DSEG	select internal data memory space
DS	reserve bytes of data memory	ISEG	select indirectly addressed internal data memory space
DBIT	reserve bits of bit memory	BSEG	select bit addressable memory space
DB	store byte values in program memory		

PIN FUNCTIONS

1	P1.0 / ADC0 / T2
2	P1.1 / ADC1 / T2EX
3	P1.2 / ADC2
4	P1.3 / ADC3
5	AV _{DD}
6	AGND
7	C _{REF}
8	V _{REF}
9	DAC0
10	DAC1
11	P1.4 / ADC4
12	P1.5 / ADC5 / SS
13	P1.6 / ADC6




14	P1.7 / ADC7
15	RESET
16	P3.0 / RxD
17	P3.1 / TxD
18	P3.2 / INT0
19	P3.3 / INT1 / MISO
20	DV _{DD}
21	DGND
22	P3.4 / T0
23	P3.5 / T1 / CONVST
24	P3.6 / WR
25	P3.7 / RD
26	SCLOCK

27	SDATA / MOSI
28	P2.0 / A8 / A16
29	P2.1 / A9 / A17
30	P2.2 / A10 / A18
31	P2.3 / A11 / A19
32	XTAL1 (in)
33	XTAL2 (out)
34	DV _{DD}
35	DGND
36	P2.4 / A12 / A20
37	P2.5 / A13 / A21
38	P2.6 / A14 / A22
39	P2.7 / A15 / A23

40	E _A
41	PSEN
42	ALE
43	P0.0 / AD0
44	P0.1 / AD1
45	P0.2 / AD2
46	P0.3 / AD3
47	DGND
48	DV _{DD}
49	P0.4 / AD4
50	P0.5 / AD5
51	P0.6 / AD6
52	P0.7 / AD7

PROGRAM MEMORY SPACE (read only)



INTERRUPT VECTOR ADDRESSES

Interrupt Bit	Interrupt Name	Vector Address	Priority within Level
PSMCON.5	Power Supply Monitor Interrupt	43h	1
IE0	External Interrupt 0	03h	2
ADCI	End of ADC Conversion Interrupt	33h	3
TF0	Timer0 Overflow Interrupt	0Bh	4
IE1	External Interrupt 1	13h	5
TF1	Timer1 Overflow Interrupt	1Bh	6
ISPI/I2CI	SPI/I2C Interrupt	3Bh	7
RI/TI	UART Interrupt	23h	8
TF2/EXF2	Timer2 Interrupt	2Bh	9

MicroConverter[®] Quick Reference Guide

G3697-5-10/99

a "Data Acquisition System on a Chip"

the ADuC812 is: **ADC:** 12bit, 5μs, 8channel, self calibrating 0.5LSB INL & 70dB SNR


DAC: dual, 12bit, 15μs, voltage output 1LSB DNL

Flash/EEPROM: 8K bytes Flash/EE program memory 640 bytes Flash/EE data memory

microcontroller: industry standard 8052 DC to 16MHz, up to 1.3MIPS, 32 I/O lines

other on-chip features: temperature sensor, power supply monitor, watchdog timer, flexible serial interface ports, precision voltage reference

FUNCTIONAL BLOCK DIAGRAM



PRINTED IN U.S.A.

